| |
Jan 15, 2025
|
|
|
|
|
CE 4940 - VLSI Design Techniques2 lecture hours 2 lab hours 3 credits
Course Description
This course introduces students to the design and fabrication of custom-made integrated circuits. The course draws on students’ knowledge of electronic circuit theory, semiconductor device physics, digital logic design, circuit simulation, and software algorithms. A variety of combinational and sequential logic implementation styles are described and simulated including static CMOS, dynamic CMOS, domino logic, static RAM, and dynamic RAM. Simulation is completed using the SPICE input language and fabrication process models. Students are also introduced to classic algorithms in automated synthesis including algorithms for logic reduction and partitioning, placement of circuit blocks, and routing of interconnection between circuit blocks. (prereq: EE 2902 or CE 1910 or EE 3900B , CE 2811 or EE 1910 or EE 3910B , PH 360 )
Course Learning Outcomes
Upon successful completion of this course, the student will be able to:
• use the equations of conduction to describe VLSI circuit performance parameters including power consumption, rise time, fall time, threshold voltage, and noise margins
• describe VLSI implementation styles including static CMOS, dynamic CMOS, and domino logic
• describe how static and dynamic RAM are implemented as VLSI circuits
• describe classic algorithms in logic reduction, placement, and routing
• use the SPICE input language to describe and simulate VLSI circuits
Prerequisites by Topic
• Physics of Semiconductors (PH360)
• Combinational and sequential logic design (CE1910 or EE2902 or EE3900B)
• C programming (CE2811 or EE1910 or EE3910B)
Course Topics
• transistor as three terminal and four terminal devices
• transistor equations of conduction
• CMOS implementation styles (static CMOS, dynamic CMOS, domino logic)
• CMOS logic gate design
• static and dynamic RAM circuits
• performance analysis of CMOS circuits including power, rise time, fall time, threshold voltage, and noise margins
• graph theoretic algorithms in logic reduction, decomposition, partitioning, placement, and routing
Laboratory Topics
• simulation of CMOS logic circuits using the PSPICE input language
• simulation of memory circuits using the PSPICE input language
• implementation of simple graph theoretic VLSI algorithms in the C programming language
Coordinator
Russell Meier
Add to Portfolio (opens a new window)
|
|
Skip to Main Content
