Mar 29, 2024  
2017-2018 Undergraduate Academic Catalog 
    
2017-2018 Undergraduate Academic Catalog [ARCHIVED CATALOG]

Add to Portfolio (opens a new window)

EE 2900 - Combinational Logic Circuits

3 lecture hours 3 lab hours 4 credits
Course Description
This course is the first course of a two-course sequence to provide students with practical knowledge of digital logic systems. The first part of the course introduces students to the transistor-level design of CMOS logic gates and circuits, and the simulation and analysis of their static and dynamic electrical behavior. The second part of the course deals with the design, implementation, and analysis of complex combinational logic circuits. Minimization techniques, three-state devices, ALUs and basic concepts behind number systems (complement schemes and fixed-point) are covered. VHDL is used for design and an FPGA is used for logic realization. Digital circuit simulators and logic analyzers are used in the design and testing process. (prereq: EE 1910 , EE 2050 )
Course Learning Outcomes
Upon successful completion of this course, the student will be able to:
  • Analyze the static and dynamic behavior of digital logic circuits
  • Design, simulate, and analyze CMOS logic gates
  • Implement CMOS logic gates with discrete devices
  • Perform basic binary arithmetic and convert numbers between different number systems
  • Specify combinational logic circuits using structural and behavioral VHDL
  • Design complex combinational logic circuits
  • Design combinational logic system using a hardware description language

Prerequisites by Topic
  • DC circuit analysis
  • Programming concepts

Course Topics
  • Logic signals, gates, truth tables (2 classes)
  • MOS transistor, CMOS logic, timing diagrams, electrical behavior, simulation (3 classes)
  • Logic families and voltage levels (1 class)
  • CMOS transmission gates, Schmitt trigger, open-drain outputs, wired logic (1 class)
  • Binary arithmetic, number systems, and codes (2 classes)
  • Boolean algebra, SOP, POS, K-maps, minimization (3 classes)
  • Hardware description language, including structural and behavioral description of various digital circuits (5 classes)
  • Half/full/ripple/carry-lookahead adders, ALUs (2 classes)
  • MSI devices, multiplexers, decoders, encoders, comparators, and parity circuits (5 classes)
  • VHDL std_logic values, tristate devices, buses (1 class)
  • Review sessions and exams (5 classes)

Laboratory Topics
  • Analysis of simple logic gates, determination of truth tables and timing diagrams (1 lab)
  • Design of combinational logic circuits using schematic entry and implementation on programmable device (2 labs)
  • Design of combinational logic circuit using VHDL, comparison to schematic entry (2 labs)
  • Course Project: Design of complex combinational logic circuits using VHDL and implementation on programmable device (4 labs)

Coordinator
Sheila Ross



Add to Portfolio (opens a new window)